ticalc.org
Basics Archives Community Services Programming
Hardware Help About Search Your Account
   Home :: Archives :: News :: TI-Nspire OS v1.6

TI-Nspire OS v1.6
Posted by Michael on 28 December 2008, 17:29 GMT

On December 9, TI released version 1.6 of the operating system for the TI-Nspire and TI-Nspire CAS. Version 1.6 adds a "deep sleep" mode for longer battery life, new finance functions, a battery level indicator, and other miscellaneous updates.

  Reply to this article


The comments below are written by ticalc.org visitors. Their views are not necessarily those of ticalc.org, and ticalc.org takes no responsibility for their content.


Re: TI-Nspire OS v1.6
angus  Account Info

In response to all the people asking how "deep sleep" works:

I have never used an NSpire, so I could be completely wrong. But I'm guessing "deep sleep" means writing the contents of RAM to flash, so the calculator can cut power to RAM. (Other calculators supply power to RAM all the time, since unlike flash memory it needs power to keep its contents.)

Reply to this comment    2 January 2009, 09:59 GMT


Deep sleep mode
Travis Evans Account Info

That's an interesting guess. I'm not a hardware expert, but I suppose that's a possibility. Maybe the Nspire has a different kind of RAM. Maybe it uses dynamic RAM rather than static RAM like the other calcs? I think dynamic RAM is cheaper but uses more power since it has to constantly be refreshed. But again, all this could be wrong.

Reply to this comment    2 January 2009, 19:43 GMT


Re: Deep sleep mode
FOCUSEDWOLF Account Info
(Web Page)

Ok going on my memory of last semesters, "end of the semester chapter", but:

1. DRAM uses only 1 transistor "1-T Cell", so it's cheaper because you can put more memory on a chip making DRAM then static ram. So it's the area per chip that drives the price... or how many you can make per silicon wafer. And then when testing their will be some chips that are faulty, so that affects price to.

2. DRAM, besides needing a lot of refreshing because the capacitors leak, also has problem that reading data from a cell also destroys it, so all reads need to also refresh the contents of that cell.

3. Static ram... teacher said it's design dependent or something. Like the memory can be made by a bunch of 1-cell blocks, like a register... anyways we really didn't go over Static ram to much. But i think we learned you can read it without destroying it's contents.

Ok ya with SRAM it was not needing of refreshing like dynamic ram... just needs to be powered constantly.

Reply to this comment    7 January 2009, 01:46 GMT
1  2  

You can change the number of comments per page in Account Preferences.

  Copyright © 1996-2012, the ticalc.org project. All rights reserved. | Contact Us | Disclaimer