TI-H: ti linking

TI-H: ti linking

• To: ti-hardware@lists.ticalc.org
• Subject: TI-H: ti linking
• From: Greg Hill <gregh@xmission.com>
• Date: Mon, 13 Jul 1998 09:56:57 -0600 (MDT)
• Delivered-To: ti-hardware-outgoing@towerguard.unix.edu.sollentuna.se
• In-Reply-To: <Pine.SOL.3.95q.980713111253.12608C-100000@z.glue.umd.edu>
• Reply-To: ti-hardware@lists.ticalc.org

On Mon, 13 Jul 1998, Eric M. Fiterman wrote:

> Does that mean it uses some kind of MUX to transfer data?  Rather
> than a straight serial connection...
> 
> I guess that way you keep synchronization with the same clock speeds...

By MUX you mean a multiplexer, right? No, there isn't any need for that in
this situation.

I think what happens (without having looked at the actual ROM routines) is
the program OUTs a byte to port 7. Something (could be hardware or
software) takes that byte and sends it serially. I don't know if the byte
goes MSB or LSB first, but in any case it does go one bit at a time.

The connection is async (no clock signal). A calc will transmit a bit and
wait for an ack (ACKnowledge). If it doesn't arrive within a certain
amount of time, the operation times out and an error is returned to the
user.

-- 
Greg Hill
greg-hill@bigfoot.com
www.comports.com/link

• Re: TI-H: ti-calc schematics...
• From: "Eric M. Fiterman" <ericf@Glue.umd.edu>

• Prev: Re: TI-H: ti-calc schematics...
• Next: Re: TI-H: Power PC
• Index(es):
  • Main
  • Thread