What the heck is the data bus that is used in interrupt mode 2? It is normally random, and can't be controlled by the processor, right? That is all I know about it.